

Unleashing the *sptrsv* method in FPGAs

Tuesday, 5 November 2019 10:20 (20 minutes)

Field-Programmable Gate Arrays (FPGAs) as hardware accelerators offer great flexibility and performance, and recently are emerging as a more energy-efficient alternative than other many-core devices.

The traditional methods for FPGA design involve the use of low-level Hardware Description Languages such as VHDL or Verilog. These impose a vastly different programming model than standard software languages, and their use requires specialized knowledge of the underlying hardware, which is why FPGAs are not massively adopted by the High Performance Computing (HPC) community. However, more recently manufacturers are making efforts to adopt High Level Synthesis languages like C/C++, System C or OpenCL.

In this context, the purpose of this work is to explore the use of FPGAs in HPC applications involving Numerical Linear Algebra (NLA) operations, specifically in the special case of sparse NLA field. We include a brief review of the state of the art in this matter and, as a starting point, we develop and evaluate the sparse triangular linear system solver (*sptrsv*) using OpenCL. The experimental evaluation performed includes both, the runtime and the energy-consumption perspectives.

Primary authors: FAVARO, Federico (Facultad de Ingeniería, Universidad de la República); DUFRECHOU, Ernesto (Universidad de la República); EZZATTI, Pablo (HCL, INCO, FING, UDELAR); OLIVER, Juan Pablo (Facultad de Ingeniería, Universidad de la República)

Presenter: FAVARO, Federico (Facultad de Ingeniería, Universidad de la República)

Session Classification: Day I